

Doc. # MAR-32-R4-SP2-072694

© 1994 SEGA. All Rights Reserved.

32X Hardware Manual Supplement 2

Limitations Concerning the SH2 Interrupt

Poor perfomance occurs in the SH2 concerning the following interrupts.

- If an external interrupt (VRES, V, H, CMD, PWM) input is input in the acknowledge period for interrupt inputs, or external interrupt of lower levels, SH2 will not recognize the external interrupt.
- When multiple interrupt inputs are entered, there may be branching to the interrupt process routine of a vector number that differs from the interrupt vector originally received. Nevertheless, an accurate value is entered in the SR mask level.

Corrective Action

- Corrective action is taken by controlling the free-run-timer output of SH2 by software. The corrective process must be done within the external interrupt process routine. A pipeline operation must be considered to prevent the same interrupt from being duplicated.
- The jump destination of all interrupts, internal and external, are set to the same address and can be avoided by jumping to the original jump destination through the SR value.

Precautions

- a) The SR mask should be set to level 1; normal operation will not occur if set at 0.
- b) Interrupt of the SH2 internal peripheral module should use levels 2 ~ 5.
- c) With the EVA chip cut 2.5, operation is normal although no corrective action is taken since the trouble above is corrected, but because an unmodified chip is used in the initial version of the actual device, corrective action must be taken.

When clearing the external interrupt factor by the program, the pipeline operation must be considered in order that the same interrupt is not applied again. When interrupt factor clear is written to the I/O address, the next instruction is executed before the write operation is completed through the effect of the write buffer. In order to execute the next command after completing the write operation, and if write continues and read is performed from the same address, synchronization is completely done.

As Figure 1 shows, when returning from the interrupt process through RTE, a 1 cycle interval is required between the read command for synchronization and the RTE command. When changing SR value through the LDC command and allowing other interrupts to apply in multiples, a minimum 4 cycle interval is required in between synchronous command and LDC command, as shown in Figure 2.




Figure 1 Pipeline Operation When Returning by RTE




Figure 2 Pipeline Operation when Authorizing Interrupt by Change of SR



The pipeline operation must be considered in keeping the same interrupt from reoccurring (reapplying) when the interrupt factor is from the internal peripheral module. Two cycles are needed until the interrupt from the internal peripheral module is recognized by the CPU, and to transmit interrupt requests that no longer exist. When returning from the interrupt process through RTE, as shown in Figure 3, there is a 1 cycle margin until interrupt is received, even if he RTE command is executed immediately after the read command for synchronization. When authorizing the change of the SR value through the LDC command and other multiple interrupts, a minimum 2 cycle interval is required in between synchronous command and LDC command, as shown in Figure 4.




Figure 3 Pipeline Operation When Returning by RTE




Figure 4 Pipeline Operation when Authorizing Interrupt by Change of SR

Interrupt Correction Sample Program (July 6, 1994)

	CSO	.equ	h'00000000	;	Boot ROM, Register
١	CS1	.equ	h'02000000	;	Cartirdge ROM
ľ	CS2	.equ	h'04000000	:	Frame buffer
	CS3	.equ	h'06000000	;	SDRAM
	TH	.equ	h'20000000		Cache through
	CS0TH	.equ	h'20000000	+	Boot ROM, Register (Cache through)
	CS1TH	.equ	h'22000000	:	Cartridge ROM (Cache through)
	CS2TH	.equ	h'24000000	+	Frame Buffer (Cache through)
	CS3TH	.equ	h'26000000		SDRAM (Cache through)
	_SERIALMODE	.equ	h'fffffe00	;	Serial Mode Register
	FRT	.equ	h'ffffe10		Free Run Timer
	TIRE	.equ	3-10-23-5-5-F	-	Timer Interrup Enable Register
	TCSR	.equ	1 4 4 7	3	Timer Control & Status Register
	FRC H	.equ	h'02	+	Free Running Counter High
	_FRC_L	.equ	h'03	3	Free Running Counter Low
	_OCR_H	.equ			Output Compare Register High
	_OCR_L	.equ	5 4 5 -		Output Compare Register Low
	TCR	.equ	h'06		Timer Control Register
	TOCR	.equ	h'07	;	Timer Output Compare Control Register
	_CCRREG	.equ	h'fffffe92	;	Cache Control Register
	_JR	.equ	h' fffff 00		DIVU
	HRL32	.equ	h'fffff04		DIVU
	HRH	.equ	to a contract to the contract	:	DIVU
	HRL	.equ	h'ffffff14	;	DIVU
١	_DMASOURCE0	.equ	h'fffff80		DMA Source Address 0
	_DMADEST0	.equ	h'ffffff84	100	DMA Destination Address 0
	_DMACOUNTO	.equ	h'fffff88	.3	DMA Transfer Count 0
	_DMACHANNEL0	.equ	h'fffff8c	;	DMA Channel Control 0
	_DMASOURCE1	.equ	h'fffff90	:	DMA Source Address 1
	_DMADEST1	.equ	h'fffff94	÷	DMA Destination Address 1
	_DMACOUNT1	.equ	h'ffffff98	è	DMA Transfer Count 1
	_DMACHANNEL1	.equ	h'fffff9c		DMA Channel Control 1
	_DMAVECTORNO	.equ	h'fffffa0		DMA Vector No. NO
	_DMAVECTORE0	.equ	h'fffffa4	6	DMA Vector No. E0
	_DMAVECTORN1	.equ	h'fffffa8		DMA Vector No. N1
	_DMAVECTORE1	.equ	h'fffffac		DMA Vector No. E1
	DMAOPERATION	.equ	h'fffffb0		DMA Operation
	DMAREQACK0	.equ	h'fffffb4	*	DMA Request / Ack Select Control 0
	_DMAREQACK1	.equ	h'fffffb8		DMA Request / Ack Select Control 1
	- C. D. N. C.	200	+ 600	*	San Hodgest Act Delect Coulton

SYSREG

		79.0		
_sysreg	.equ	h'00004000+TH	;	SYSREG
adapter	.equ	h'00	+	Adapter Control Register
intmask	.equ	h'01	*	Interrupt Mask
standby	.equ	h'02	1	Standby Mode Shift
hoount	.equ	h'05	1	H Interrupt Counter Reister (Note: Typo may be in code)
vdpfifo	equ	h'06	-	Frame Buffer FIFO Condition
dregetl	.equ	h'07	- 1	DREQ Control
dregsource	equ	h'08	1	DREQ Source Address
dreqdest	.equ	h'Oc		DREQ Destination Address
Charles and Annual Control				The second secon



dreglen	.equ	h'10	; DREQ Length
fifo	.equ	h'12	; FIFO
vresintclr	.equ	h'14	: VRES Interrupt Clear
vintelr	.equ	h'16	; V Interrupt Clear
hintclr	.equ	h'18	; H Interrupt Clear
cmdintclr	.equ	h'1a	; CMD Interrupt Clear
pwmintelr	.equ	h'1c	; PWM Interrupt Clear
comm0	.equ	h'20	; Communication Port
comm2	.equ	h'22	
comm4	.equ	h'24	1
comm6	.equ	h'26	;
comm8	,equ	h'28	i
comm9	.equ	h'29	:
comm10	.equ	h'2a	ř
comm12	.equ	h'2c	1
comm14	.equ	h'2e	PWM Timer Control
timerctl	.equ	h'30	; PWM Control
pwmcti	.equ	h'31	; PWM
cycle	.equ	h'32	i
Ichwidth	.equ	h'34	
rchwidth	.equ	h'36	:
monowidth	.equ	h'38	
		Mr.	
, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			
; VDPREG.			
		CONTRACTOR DE	
_vdpreg	.equ	h'00004100+TH	; VDPREG.
tymode	.equ	h'00	; TV Mode Register
bitmapmd	.equ	h'01	; Bitmap Mode Register
shift	.equ	h'03	; Shift Control Register
fillength	.equ	h'05	; Auto Fill Length Register
fillstart	.equ	h'06	; Auto Fill Start Address Register
filldata	.equ	h'08	; Auto Fill Data Register
vdpsts	.equ	h'0a	VDP Status Register
framecti	.equ	h'0b	Frame Buffer Control Register
_palette	.egu	h'00004200+TH	; Palette RAM
_framebuffer	.equ	CS2TH	; Frame Buffer
_overwrite	.equ	CS2TH+h'20000	; Over Write Image
1	19		
; SH2 Vector	-	100	
;	A STATE OF THE PARTY OF THE PAR		and the second s
vector:			
.data.l	start	T W	: Power On Reset PC
_stack:	- 400	250	
.data.l	CS3+	h'3ff00,	: Power On Reset SP
+	start	The state of the s	: Manual Reset PC
+	CS3+	h'3ff00	; Manauel Reset SP
.data.l	error),	; General Invalid Command
+		00000	: System Reserve
+	eror0.	(Note:typo may be in code)	; Slot Invalid Command
+	h'201	; System Reserve (ICE Vector)	
+	h'201	; System Reserve (ICE Vector)	
+	error	; CPU Address Error	
+	error	; DMA Address Error	
+	error	; NMI	
+	errorC	9	: User Break
.datab.l		00000000	; System Reserve
.datab.l	32, er		; Trap Command
.data.l	m_int		; Interrupt 1
State O.			S. C.

```
Interrupt 2, 3
                          m_int,
                                                         Interrupt 4, 5
                          m_int,
                                                         Interrupt 6, 7
                          m_int,
                                                         Interrupt 8, 9
                          m_int,
                                                         Interrupt 10, 11
                          m_int,
                                                         Interrupt 12, 13
                          m_int.
                                                         Interrupt 14, 15
                          m_int,
        Program Start
Start:
                              #_sysreg, r14
                 mov.l
                 lcd
                              r14, gbr
                              #_FRT, r1
                                                       ; Set Free Run Timer
                 mov.l
                 mov
                              #h' 00, r0
                              ro, @ (_TIER, r1)
                 mov.b
                 mov
                              #h' e2, r0
                              ro, @ (_TOCR, r1)
                 mov.b
                 mov
                              #h' 00, r0
                              ro, @ (_OCR_H, r1)
                 mov.b
                              #h' 01, r0
                 mov
                              r0, @ (_OCR_L, r1)
                 mov.b
                 mov
                              #0, 10
                              ro, @ (_TCR, r1)
                 mov.b
                              #1, r0
                 mov
                              r0, @ (_TCSR, r1)
                 mov.b
                              #h' 00, r0
                 mov
                              ro, @ (_FRC_H, r1)
                 mov.b
                 mov.b
                              ro, @ (_FRC_H, r1)
wait md:
                                                       ; Timing with Mega Drive
                 mov.l
                               @ (comm0, gbr), r0
                              #0, r0
                 cmp/eq
                 bf
                              wait_md
                              #h'20, r0
                 mov
                                                         SH2 Interrupt Enable
                 Idc
                               ro, sr
                               ł
                              1
        Interrupt Control
ï
m_int:
                              0, 1
                 push
                              pr, @-r15
                 sts.l
                               sr. ro
                 stc
                 shlr2
                               rO.
                 and
                               #h'3c, r0
                               #inttable, rl
                 mov.l
                 add
                               r1, r0
                 mov.I
                               @r0, r1
                 JST
                               @rt
                 nop
                               @r15+, pr
                 Ids.I
                 pop
                               0,1
                 rte
                 nop
```



```
align
inttable:
                                                                 Illegal Interrupt
         .data.l
                      noret,
                      noret, noret, noret, noret, noret,
                                                                 Level 1 _ 5
                      pwmint, pwmint, cmdint, cmdint
                                                                 Level 6 _ 9
                      hint, hint, vint, vint, vresint, vresint
                                                                 Level 10 . 15
         Odd and even levels for external interrupt vectors should be the same address, as above.
         Ignore
noret:
                  rts
                  nop
         VRES Interrupt
vresint
                  mov.I
                               #sysreg, r0
                  ldc
                               r0, gbr
                  mov.w r0, @ (vresintcir, gbr)
                                                        ; V Interrupt Clear
                  mov.
                               #_stack,r1
                                                          Stack Ponter Change
                  mov.
                               @11, 115
                  mov.
                               #_hotstart, r0
                               r0, @r15
                                                        ; PG Change
                  mov
                               #h'f0, r0
                  mov.w
                  mov
                               ro, @ (4, r15)
                                                          SR Mask
                  rte
                 nop
        V Interrupt
vint:
                 stc.I
                               gbr, @-r15
                 mov.
                               #_sysreg, r0
                 idc
                               r0, gbr
                               #h'10, r0
                 mov.l
                                                          Interrupt Mask
                 Idc
                               rO, sr
                 mov4
                               #_FRT, r1
                                                         External Interrupt Corrective Action
                 mov.b
                               @ (_TORC, r1), r0
                 XOL
                               #h'02, r0
                 mov.b
                               r0, @ (_TORC, r1)
                 mov.w
                               r0, @ (vintclr, gbr)
                                                        ; V Interrupt clear
        Other processes (5 clock or more required)
                                   @r15+, gbr
                 Idc.I
                 rts
                 пор
        The above should be done the same for H, CMD, PWM also.
```

32X Hardware Manual Supplement 2